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I. EXTENDED ABSTRACT
Memory systems are major contributors to the deployment
and operational costs of large-scale HPC clusters [1][2], as
well as one of the most important design parameters that
significantly affect system performance. In addition, scaling
of the DRAM technology and expanding the main memory
capacity increases the probability of DRAM errors that have
already become a common source of system failures in the
field. It is questionable whether mature DRAM technology
will meet the needs of next-generation main memory systems.
So, significant effort is invested in research and development
of novel memory technologies. A potential candidate for
replacing DRAM is Spin Transfer Torque Magnetic Random
Access Memory (STT-MRAM).
The main objective of this work is to understand and
publish detailed STT-MRAM main memory timing parame-
ters enabling a reliable system level simulation of the novel
memory technology. The approach that we present converged
through research cooperation with Everspin technologies Inc.,
one of the leading MRAM manufacturers, and it provides
reliable STT-MRAM timing parameters while releasing no
confidential information about any commercial products.
A. STT-MRAM
The storage and programmability of STT-MRAM revolve
around a Magnetic Tunneling Junction (MTJ), see Figure 1(b).
An MTJ is constituted by a thin tunneling dielectric being
sandwiched between two ferro-magnetic layers. One of the
layers has a fixed magnetization while the other layer’s mag-
netization can be flipped. If both of the magnetic layers have
the same polarity, the MTJ exerts low resistance therefore
representing a logical “0”; in case of opposite polarity of the
magnetic layers, the MTJ has a high resistance and represents
a logical “1”. In order to read a value stored in an MTJ, a low
current is applied to it. The current senses the MTJ’s resistance
state in order to determine the data stored in it. Likewise, a new
value can be written to the MTJ through flipping the polarity
of its free magnetic layer by passing a large amount of current
through it [3].
STT-MRAM main memory timing parameters has neither
been standardized nor been released by any industry. This is
perhaps due to the perpetual evaluation of the STT-MRAM
technology that is constantly changing over a short duration
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Fig. 1. STT-MRAM cell and cell-array
of time. Memory manufacturers, who are developing STT-
MRAM are judiciously not revealing these parameters ahead of
time; so, at this point, we have to accept that there is no reliable
information on how these timing parameters will change for
the upcoming STT-MRAM devices.
Industrial patents [4][5][6] suggest STT-MRAM manufac-
turers are adopting STT-MRAM technology in to DDRx inter-
face and protocols in order to enable a seamless integration into
rest of the system. STT-MRAM memory devices are DDRx
compatible, with the same or very similar organization and
CPU interface, as the conventional DRAM. Also, both, DRAM
and STT-MRAM main memory devices use row buffer as an
interface between the cell-arrays and the memory bus. Since
the circuitry beyond the row buffer for DRAM and STT-
TABLE I. DRAM AND STT-MRAM PARAMETERS ASSOCIATED WITH
ROW OPERATION (DDR3-1600 CYCLES)
Timing
Parameters Description DRAM ST-1.2 ST-1.5 ST-2.0
tRCD Row to column com-
mand delay
11 14 17 22
tRP Row precharge 11 14 17 22
tFAW Four row activation win-
dow
24 29 36 48
tRRD Row activation to Row
activation delay
5 6 8 10
tRFC Refresh cycle time 208 1 1 1
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Fig. 2. STT-MRAM slowdown with respect to DRAM main memory
MRAM is essentially the same — once the data is in the
row buffer, STT-MRAM timing parameters for the consequent
operations are the same as DRAM. Therefore, the values of
all the timing parameters that are not associated with row
operations do not change from DRAM to STT-MRAM.
The only fundamental difference in STT-MRAM and
DRAM main memory is their storage cell technology (see Fig-
ure 1), MTJ and capacitor, respectively. Due to the difference
in the cell access mechanism of these two memory technolo-
gies, the timing parameters associated with STT-MRAM row
operations would deviate from DRAM, and there is no reliable
information on how these timing parameters will change for
the upcoming STT-MRAM devices. Therefore, a sensitivity
analysis is performed on timing parameters that would deviate
from DRAM. In this study, we selected three set of timings
naming ST-1.2, ST-1.5 and ST-2.0 with deviations of 1.2x,
1.5x and 2x from respective DRAM timing parameters as
summarized in Table I. All the timing parameters that are not
listed in this table will be same as DRAM. The presented
methodology converged through our research cooperation with
Everspin Technologies Inc.
B. Experimental Environment
STT-MRAM main memory was evaluated on a set of eight
integer and twelve floating point benchmarks from the SPEC
CPU 2006 suite [7]. We used ZSim [8] system simulator for the
experiments. The simulated hardware platform comprises a de-
tailed model of Sandy Bridge-EP E5-2670 cache hierarchy [9].
This Sandy Bridge E class processor has eight cores, dedicated
L1 instruction and data cache of 32 KB each, dedicated L2
cache of 256 KB and a shared L3 cache of 20 MB. Both
DRAM and STT-MRAM main memory is simulated with
DRAMSim2 [10].
C. Results
Figure 2 shows overall system performance impact of
STT-MRAM configurations on SPEC integer benchmark. The
vertical bars represent system performance deviation from
DRAM for the corresponding benchmarks listed at X axis.
Both Floating point (Figure 2(a)) and Integer (Figure 2(b))
benchmarks with ST-1.2 configuration experience a speedup
with the STT-MRAM main memory. This is due to the
operation sequence of STT-MRAM, which is different from
DRAM. Unlike DRAM, STT-MRAM has a non-destructive
read which does not have to write-back; meaning it can
issue precharge command sooner [11]. For ST-1.5 configura-
tion (Figure 2(c)(d)) system performance degradation ranges
from -0.2% (h264ref) to 10.1% (lbm). For the most pessimistic
configuration ST-2.0 (Figure 2(e)(f)), slowdown ranges be-
tween 0.2% (h264ref) and 29.6% (lbm).
D. Conclusion
In this study, we publish reliable timing parameters of STT-
MRAM main memory and measure its performance degrada-
tion w.r.t DRAM. We believe this study will enable researchers
to perform a reliable STT-MRAM main memory simulation.
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